Samsung Introduces SAINT to Compete with TSMC’s CoWoS for Next-Gen Chip Packaging

In a strategic move to challenge TSMC’s CoWoS (Chip-on-Wafer-on-Substrate) dominance, Samsung is set to unveil its cutting-edge chip packaging solution, SAINT (Samsung Advanced Interconnection Technology). The Korean tech giant plans to showcase this innovative packaging technology next year, introducing three distinct variants tailored for various applications.

Samsung’s SAINT comprises three key packaging technologies:

1. SAINT S: Designed for vertically stacking SRAM memory chips and CPUs.
2. SAINT D: Tailored for vertically packaging core IPs, including CPUs, GPUs, and DRAM.
3. SAINT L: Ideal for stacking application processors (APs).

Having successfully passed validation testing, Samsung is poised to expand its services after further testing with clients throughout the upcoming year. This development marks a significant step forward in the semiconductor market, offering a compelling alternative to existing solutions. As the industry increasingly shifts from monolithic designs to chiplet-based architectures, SAINT positions Samsung as a formidable player in advanced chip packaging.

The Korean Economic Daily reports that Samsung is also competing for a substantial order of HBM (High Bandwidth Memory), a crucial component set to power NVIDIA’s next-gen Blackwell AI GPUs. Samsung’s recent introduction of Shinebolt “HBM3e” memory strengthens its position in the race, potentially dealing a substantial blow to competitors like SK hynix. The company has already secured orders from AMD for its next-gen Instinct accelerators, underscoring Samsung’s growing influence in the semiconductor space.

In light of these developments, industry experts believe that if Samsung’s SAINT performs as anticipated, it has the potential to secure a significant market share, potentially challenging TSMC’s stronghold. As NVIDIA and AMD continue to drive demand for advanced packaging in the AI GPU market, Samsung’s entry with SAINT could prove timely and influential, shaping the future landscape of chip packaging technologies.

Source